II. CDMA PRINCIPLES

A. CDMA Transmission Principles
The principle of the CDMA technique is illustrated in figure 1. At the transmitter end, orthogonal spreading codes are used to encode multiple data streams. The orthogonal property of spreading codes allows the encoded data from different senders to be combined together in one data stream without interfering with each other's. The orthogonal property means that the normalized autocorrelation value of spreading codes is "1" and their cross-correlation value is "0". Cross-correlation of spreading codes refers to the sum of the products of two different spreading codes, while autocorrelation refers to the sum of the products of a spreading code with itself.
At the receiver end, individual data streams can be regenerated from the received sum signal by multiplying the received signals with the unique spreading code used for encoding each stream. Several types of spreading codes have been proposed for CDMA networks, such as Walsh code, M-sequence, Gold sequence, and Kasami sequence [16] . Walsh codes have been adopted by a number of researcher [7, 13, 14] for their efficient digital implementation of CDMA networks. Such efficiency is attributed to their balance properties. The balance property means that the number of bit '1' and bit '0' in a spreading code should be equal.
Walsh codes are also used in this work. In a K-bit ( 2 , 1 ) length Walsh code set, there are ( 1) sequences that have both the orthogonal and balance properties. This means conventional CDMA-based networks can connect at most ( 1) hosts as each host is assigned with a fixed code as shown in figure 2 . The length increase of the spreading code leads to an increase in the implementation overheads, this renders conventional CDMA-based schemes prohibitively expensive. To differentiate such schemes from the proposed solution we call them static CDMA architecture (static means code assignment is fixed). This work proposes a new dynamic CDMA architecture which allows sharing of coding resources, this means codes are assigned to the communicating hosts on a temporal basis i.e. only during data transmission. Therefore in the proposed scheme, the spreading code length does not impose any limit on the number of hosts that can be connected to a CDMA network. This will allow the use of CDMA techniques for large networks at a reduced costs. 
B.1. Serial Implementation
This implementation is based on [12, 14] . In the encoding scheme illustrated in figure 3 , data from multiple transmitters are applied to the encoder bit by bit. Each bit is spread into K bits using XOR operation with a unique K-bit spreading code. Each bit of the K-bit encoded data produced by the XOR operations is called a data chip. Then, the data chips coming from all transmitters are summed together arithmetically according to their bit positions in the K-bit sequences. In other words, all the first data chips from different transmitters are added together and all the second data chips from different transmitters are added together, and so on. Consequently, after the add operations, we get K sum values of K-bit encoded data. Finally, binary equivalents of the K sum values are transmitted to the receiver. The decoding process shown in figure 4 calculates the sum of the positive part and the negative part of the received data chips respectively. Each bit value in the spreading code defines the type of the accumulators for each data chip, for example, when spreading code "01010101" is used, the first sum of data chips belongs to the positive part and the second sum of data chip is the negative part and so on. After all the sums of data chips have been classified and added together separately, the comparison will be carried out to generate the decoded value. If the sum of the positive part is larger than that of the negative part, the output data is "1"; otherwise, the output data is "0." 
B.2. Proposed Parallel Implementation
The previous serial implementation has a major latency drawback. This is because each data item is spread into K data chips (K is the length of Walsh code), then data chips are transmitted sequentially. So, for an 8-bit Walsh code, 8 clock cycles are needed to encode one bit. This poses a serious performance limitation on the CDMA-based communication architectures which could prevent its use for high speed applications. In order to overcome this problem, we propose a new parallel coding/decoding architecture. Figure 5 shows the implementation of the parallel CDMA coding circuits for an 8-bit Walsh code. As can be seen all data chips are produced and transmitted simultaneously, which means only one clock cycle is needed to transfer one bit data from a sender to a receiver. The decoding is also done in parallel as shown in figure 6. network. There are a number of CDMA protocols that have been proposed for on-chip based CDMA networks [7, 14] . Some protocols are transmitter based such as (T protocol) where in a unique spreading code allocated to each user is used by the user himself to transfer data to others. Other protocols are receiver-based (R protocol) where in each user in the network is assigned a unique spreading code used by the other users who want to send data to that user, other variations also exist. To the best of our knowledge all existing CDMA protocols for on-chip CDMA networks are based on a fixed assignment of spreading codes to the network's users (i.e. static), which means that the maximum number of hosts that can be connected to such networks is determined by the length of the spreading code being used. The larger the network, the longer the spreading code needed. The increase of spreading code length can have serious impact on the area costs and power consumption of a CDMA network.
B. Dynamic CDMA Architecture
This work devises a new CDMA protocol based on the idea of dynamic temporal assignments of spreading codes; it is called (D protocol). When a user wants to transfer data in a CDMA network which uses the (D protocol), he sends a request to the network arbiter which includes the destination address. After the arbiter establishes the availability of the intended recipient, it assigns a unique spreading code for this data transfer. Then, the arbiter sends a grant signal to the sender along with the allocated spreading code to be used for data encoding. The arbiter also informs the receiver to prepare the corresponding spreading code for data decoding. After the data transmission is completed, the arbiter frees the allocated spreading code so that it can be used by other sender-receiver pairs.
If there are two or more users wanting to transmit data to the same receiver, the arbiter will grant only one sender to send data at a time. Static priority algorithm is used to arbitrate among users in this case. The number of data transmission requests that can be granted at any one time depends on the number of available spreading codes. For an 8-bits Walsh codes, the arbiter can grant up to seven data transmission requests simultaneously provided they are for different destinations. If the number of transmission requests at a particular time is larger than the available spreading codes, then the arbiter will employ a static priority algorithm to choose which requests to grant. Static priority is this work means that each user is assigned a fixed priority level. For a 14 node network there are 14 different levels, with level 0 has the highest priority and 13 the lowest. It should be noted that other arbitration algorithm can also be used in conjunction with the (D protocol).
IV. NETWORK ARCHITECTURE AND OPERATION PRINCIPLES
A. Network Architecture
The proposed (D protocol) is employed to design a 14-node dynamic CDMA network architecture, where in 8-bit Walsh code is used. The network has three main components network interface (NI), CDMA transmitter and an arbiter block.
The overall architecture of a multicore processor based on this network is shown in Figure 7 . 
B. Operation Principles
The basic operation steps of one transmission cycle are as follows: a) A processing element (PE's) send a request and a destination address through the network interface to the arbiter asking for a permission to transmit data to a particular node.
b) The arbiter checks the availability of the intended recipient, assign a unique CDMA code for each granted request and inform both the transmitter and the network interfaces of the communicating processing elements with these codes. (The arbiter can grant up to seven transmission requests simultaneously in this case).
c) After receiving a grant signal, the processing element proceed with the transmission,
d) The network interface of the sender receives data packets from the processing element and transforms these into 16 bits flits, which are released to (DATA OUT) bus (as shown in figure 7 ) to be encoded by the transmitter.
e) The transmitter uses the allocated spreading codes to combine up to seven stream of information into one encoded data stream.
f) The encoded data stream is then transmitted on the DATA IN bus.
g) Each intended recipient uses its allocated spreading code to extract their information from the encoded data stream.
h) Each allocated spreading code remain reserve till the corresponding sender completes its transmission i) Finally the arbiter frees coding resources, this conclude one transmission cycle.
Details on the operation of each block are provided in the following section.
V. OPERATION PRINCIPLES OF NETWORK COMPONENTS
A. Network Interface
The network interface consists of several components, namely: interface control, decoder and FIFO buffers, as shown in Figure 10 .
Details on the functionality of these blocks are provided below
The FIFO blocks provide extra space for data storage of the incoming and outgoing flits, each element can store up to four flits.
The interface control manages the interaction between the network hosts and the network arbiter and transmitter. It also controls the storage elements
The decoder block decodes incoming CDMA data; Figure 11 illustrates the architecture of the decoder for a CDMA network with dynamic arbitration and serial coding/decoding circuits.
The code pool is designed as a controller of the decoder. It receives the decoding enable signal "EN" from the interface block and the codeword number from the arbiter directly. For decoding the serial data, it outputs the spreading code bit by bit to the relevant components every clock cycle and gives a final "judge" signal to the comparator for producing the decoded data. The network interface block allows simultaneous transmission and reception from and by its functional host. 
B. Arbiter design
The arbiter is the core of the dynamic CDMA network, it has two main functions:
1. It controls dynamic assignments of spreading codes.
2. It resolves any potential conflict arising when two nodes send transmission requests to the same destination.
The block diagram of the arbiter for a 14-node CDMA network based on 8-bits Walsh Code is shown in figure 12 . The "request" signals are received from their corresponding network nodes; they indicate a request for data transmission. Each request signal is accompanied with a 4-bit destination address (signal AADR). The arbiter grants sender access to the bus by sending them an encoding-enable signal (en_chan) along with their allocated spreading code (signal CWN). Each spreading code is assigned a code number as outlined in Table I , this helps reduce wiring overheads as each code needs only three wires to be represented as opposed to 8 wires needed for 8-bit Walsh codes. Spreading code 01010101 00110011 01100110 00001111 01011010 00111100 01101001 After a transmission request is made, the arbiter first confirms the availability of the intended recipient to receive data through checking the corresponding flag "busy". Then, the arbiter sends a decoding grant signal "d_grant" to the intended recipient along with the allocated spreading code "CWN_OUT" to allow CDMA decoding.
Note that CWN_OUT uses the same code numbers as shown in Table I . "ready" signals indicate that data transmission is completed. The detailed structure of the arbiter block is shown in figure 12 ; it consists of two main sub-blocks: arbitration and usercodes.
Arbitration block
The function of this module is to control the dynamic assignment of spreading codes; and to resolve conflicts arising from simultaneous requests to the same destination. This block has external input signal shown in Figure 12 , in addition it takes as inputs three types of internal control signals. The first is a 14-bit "busy" flag, where in each bit represents the status of a particular receiver node in the systems. The second type of internal control signals is "Cuscount" which represents the number of spreading codes being used at any moment in time. The "Cuscount" is a three bit signal equal to the sum of all the bits of the state flag CUS[0:6] which indicates the status of each spreading codes, so if there are 4 spreading codes being used, Cuscount will be (100).
The third type of internal control signals is the "Rcount" flags. There are 14 "Rcount" flags, each corresponds to a particular network host. Each flag shows the current number of network access requests from the nodes which hold higher priority than the request by the host under consideration. This flag is constantly updated by the arbiter according to the following equation:
Where i: is the priority level of the requesting host.
For example for a user with priority level 3, the value of its corresponding flag (Rcount [3] ) is between 0 and 3. Similarly Rcount [7] can have a value between 0 and 7.
The arbiter grants a request if all the following conditions are satisfied:
1) The intended recipient is free to receive data 2) There are no requests with higher priority wanting to transmit to the same destination 3) There are sufficient spreading codes.
The requests are assigned spreading codes based on their static priority level.
The number of spreading codes (M) available for a particular request in an 8-bit Walsh code dynamic CDMA network is calculated as follows.
Where:
i: the priority level of the requesting node.
CusCOUNT: the number of spreading codes already in use.
RCOUNT[i]
: the number of higher priority requests (see equation 1).
The operation principles of this module can be explained as follows. Upon receiving one or more "request" signals, the arbitration module first checks the status of the intended recipients through the "busy" signal. If the destination node is free, the arbiter checks for any conflicting requests, if more than one users want to send data to the same destination, only the-highest-priority request can be allowed. Thirdly, the arbiter checks whether or not it has sufficient spreading codes, there should be at least one available spreading code (M i 1).When all arbitration conditions are met for a particular request, the arbitration module triggers the corresponding "enable" signal. This causes the "usercodes" module to assign a spreading code to the granted request.
The "usercodes" module
This module has three functions 1. It is responsible for assigning spreading codes for granted requests as indicated by the corresponding "enable" signals.
2. It updates the "CUS" flag which indicates which spreading code is being used.
3. It updates the "busy" flag which indicates which network nodes currently un-able to receive data.
The operation principles are as follows. Assuming user 3 was granted by the arbitration block to send data to user 7. The enable signal corresponding to user 3 (i.e. with a priority level 3) will be triggered. Then the "usercodes" module will check the content of the flag "ECOUNT [3] ", the latter flag indicates the number of spreading codes to be assigned to higher priority requests. The ECOUNT flags are calculated from the enable signals as follows:
So ECOUNT [3] could have a vlaue between 0 and 3. Assuming ECOUNT [3] was found to be 2, the "usercodes" will assign a spreading code number 3 according to Table I . Then, the "usercodes" will send both user 3 and user 7 the number of the allocated spreading code (i.e. 00001111). In addition, the "usercodes" will set the bit corresponding to user 3 in the "en_chan" and the bit corresponding to user 7 in the "d_grant" to logic 1. The "usercodes" will also set the bit in the "CUS" flag which corresponds to the allocated spreading code to value "1" (i.e. CUS [3] ="1"). In addition, The "usercodes" will set the value of the busy flag for user 7 to 1 (i.e. busy [7] = "1"). When data transmission is completed, the sender node activates its ready signal which allows the arbiter to release all resources allocated to this transmission and to set the all flags related to this transmission to a zero value.
C. Dynamic CDMA Transmitter
This block receives data packets from network nodes and encodes them with the corresponding unique spreading code of the sender according to the principles explained in section 2. The data encoding and transfer processes for different network nodes are performed in parallel and independently. The transmitter can accept data from up-to seven nodes simultaneously. In the dynamic CDMA network, the number of connected nodes is larger than the number of available spreading codes, which may cause interference on the CDMA bus if careful measures are not taken. To prevent such scenario, only the nodes which are granted access by the arbiter are allowed to send their data to the arithmetic summer. To achieve this, multiplexers are used between the xor encoders and the arithmetic summer as shown in Figure 13 . These multiplexers are controlled by the en_chan signal produced by the arbiter. The block diagram of the dynamic serial transmitter is shown in Figure 13 . 
VI. PERFORMANCE METRICS
To compare the proposed dynamic CDMA architectures with existing communication, a set of standard performance metrics are employed [17] . It is vital for a multi-core interconnect architecture to have high throughput, low latency, energy efficiency, and low area overhead. The following sub-sections describe these metric in more details.
A. Data packet Latency (DPL)
For a fair comparison with packet-based networks on chips, data packet latency is going to be employed. Latency is defined as the time that elapses between the moment a request is made to the network at the source core and the arrival of the last flit to the destination core.
DPL consists of three portions:
1. Arbiter Setup ( ): is the time needed for the arbiter to setup a transmission link between a sender and a receiver after receiving a request assuming all resources are available. is in all cases one clock cycle per one packet transmission.
Network transfer delay (ND)
is the time needed to transfer one data packet through the network after the link has been setup, including coding/decoding overheads. ND increases with the length of the spreading codes and the number of transmitted data items. It can be reduced by increasing the width of the data bus and using parallel coding/decoding logic.
Queuing delay (Q):
is the additional time the data packet has to wait before the transmission can start after a transmission request is made to the arbiter. This delay may be incurred if there are simultaneous requests to the same destination or if there are not enough spreading codes in the case of dynamic CDMA. The average value of the queuing delay depends on the network traffic which is in turn application dependent.
B. Network Throughput (NT)
Throughput can be defined in a variety of different ways depending on the specifics of the implementation. For message passing systems, we can define message throughput, as follows:
Where Total Number of Messages refers to the number of data packets that successfully arrive at their destination cores,
Message length is measured in bits, and Total Time is the time (in clock cycles) that elapses between the occurrence of the first message generation and the last message reception. Throughput is measured in bits/clock cycle, for example a throughput NT = 256, corresponds to 256 bit per clock cycle. [14] and uses serial coding/decoding circuitry, therefore this scheme must use 16 bits Walsh codes to be able to connect 14 nodes [16] . This leads to increased latency and overheads as will be seen later. The overall architecture of this network is the same as shown in figurer 7, however, the arbiter design is simpler as it does not need to handle dynamic assignment of spreading code, in addition, the transmitter block does not need to use multiplexer as the number of spreading code is equal to the number of network nodes 4. Mesh _based network on-chip which implements wormhole switching and source routing algorithm based on [15] , each node in this network is connected to a router through an interface. The communication is packet based. The length of the data packet is up to 256 bits as in the CDMA proposed architecture. Data packets are generated at the network hosts and transformed into flits at the interface blocks, the flits are then transmitted to their destination through the networks routers.
VII. IMPLEMENTATION AND SIMULATIONS RESULTS
A. Implementation
(Details on the architecture of these blocks are provided in appendix 1)
5. Split Transection Bus: this is the conventional crossbar architecture where in only one node have access to the shared interconnection at any moment in time. The bus has two main components, namely the arbiter block and the network interface. The arbiter employs static priority arbitration algorithm, the network interface is similar to that shown in section IV, but it does not have a decoder block.
All above architecture have been realized in System Verilog and synthesised using ST 65nm technology library. Functional verifications have been conducted through digital simulation in Modelsim, they include transmission and reception of data packets between different hosts.
B. Analysis of Network Latency Results
Data packet Latency has been estimated through digital simulations in Modelsim by injecting a data packet on a sender node and measuring the time it takes for the data to appear on the receiving end. A number of experiments have been conducted to compare the performance of different architectures.
The purpose of the first experiment was to estimate the overall network latency as a function of injection load, the latter represents the number of packets injected into the network simultaneously per IP, an injection load of 1 means all IP blocks are injecting data packet simultaneously, one packet each.
Network latency is estimated as the total time it takes for all data packets to arrive at their respective destinations. The results from figure 14 show that dynamic parallel CDMA scheme (DP) achieves the lowest latency, followed by the Mesh-based architecture (NOC). This is mainly due to the fact that both networks allow for concurrent access to the communication medium. Other CDMA architecture (dynamic serial (DS) and conventional (SS)) have very large latencies even compared to a conventional crossbar architecture (BUS), this due to the serial nature f their respective CDMA encoding circuitry.
Figure 14: Network Latency vs. Injection Load
The purpose of the second experiment is to estimate the average data packet latency for each architecture under generic traffic. A generic case has been considered, where in; all network nodes have the same probability of transmission, and each node can send data to all other nodes with equal probabilities. Based on these assumptions, a random traffic stimulus have been generated and applied to each network in Modelsim simulator. The mean and standard deviation of the data packet latency (DPL) have been estimated in each case. In addition another metric called DPL variation is used for comparison, it is calculated as percentage of standard deviation to the mean latency value, this metric is used to estimate the performance predictability of each architecture. A number of lessons can be learned from the results summarised in Table II. First, the application of dynamic assignment (SD) can lead in average to a reduction of 50% in data packet latency compared to conventional the CDMA network , which is mainly due to the use of shorter Walsh spreading code (8 bits instead of 16 bits).
Second, the use of parallel coding in combination with dynamic code assignment achieves the lowest data packet latency compared to both to conventional the CDMA network and packet-switched Mesh-based NoC topologies under consideration.
Third, by observing DPL variation results, it can be seen that the CDMA architectures have the most predictable performance compared to NOC and BUS, This is a very important advantage over existing methods for applications which require a guaranteed service level. It is also noted that the proposed dynamic CDMA architectures (PD and SD) have more variations than conventional CDMA scheme (SS) due to the sharing of spreading codes among different nodes. 
Data
C. Analysis of Network Throughput Results
Another important metric of a communication schemes is the throughput, this has been estimated according to equation (4) figure 15 illustrated the network throughput as a function of injection load, the latter represents the number of packet injected into the network simultaneously, an injection load of 1 means all IP block are injecting data packet simultaneously, one packet each. A number of observations can be made from the results depicted in figure 15 .
First it can be seen that the highest throughput can be achieved by the proposed parallel dynamic CDMA for injection load more than 20%. This is due to the inherent parallel architecture of this scheme.
Second, there is a drop of the achievable throughput for the parallel dynamic architecture when the injection load exceeds 50%, this due to the fact that this scheme only allows 7 simultaneous transmission, therefore, when there 8 nodes requesting transmissions, than one of the nodes has to wait till the transmission of the first seven packet is completed, this queuing delay adds to the overall network latency.
Third, For Mesh-based network, throughput seems to reach a maximum point of around 0.35 packets/clock cycle then it drops afterwards, this is due to the fact that injection load directly affects the average message latency as shown in figure 14 . As the injection load increases there will be more message contention and congestions, hence packet latency will increase, which lead to a drop of the overall network throughput.
Finally, for the remaining architectures under consideration, poor network throughput is observed due to their inherent serial nature. 
D. Area and Energy Cost Analysis
To estimate area and energy costs, the architectures under consideration are synthesized using a ST 65nm technology library, a clock frequency of 1 GHz has been used in all cases, in addition individual components for all architectures have been synthesised separately to estimate their areas. Area results are shown in Table III Energy estimation methodology involved the generation of switching activity information for each block through digital simulation in Modelsim, these data have then been fed to Synopsys Design Compiler to obtain energy figures.
First the energy dissipations of the individual components of all architectures have been estimated, second, the energy incurred by transferring one data packet through each communication architecture is measured. Energy results are shown in Table IV .
First the area overhead results are examined from table III,
It can be noted that the use of serial dynamic architecture (SD) lead to a 22% reduction in area overheads compared to conventional serial static CDMA networks (SS), this is mainly due to the fact that dynamic assignment of spreading codes allow the use of 8 bit length spreading code to connect 14 nodes as opposed to the 16 bits length code needed by the conventional scheme. The use of a shorter spreading code decreases the number of CDMA coding/decoding circuitry needed, hence area savings.
The second observations is that the use of parallel CDMA coding/decoding circuitry as in the parallel dynamic CDMA network (PD) leads to a significant increase in area overheads compared to serial CDMA schemes (SS and SD), however , the parallel architecture (PD) has less network latency and higher throughput compared to the serial schemes as discusses above. Therefore , a trade-off should be made in this case between area costs and performance.
The results also show that the Mesh-based architecture (NoC) incurs a large area overheads, which is mainly attributed to the complex architecture of the router block(as shown in appendix 1), which require several space consuming data buffers, in the case under consideration , each router has five input buffers , and five output buffers. In general, the more the data buffers the less the congestion and the better the performance for networks on chips, however this enhanced performance comes at a heavy area price.
In comparison with CDMA architectures, NoC has comparable area overheads to that of parallel dynamic scheme (PD).
Finally, the results have shown the conventional crossbar scheme (BUS) consume the least overhead, this is expected due to the simplicity of its architectures.
Second the energy costs results are examined from table IV,
First, it can be noted that although individual components of both the (SS) and the (SD) architectures have comparable energy costs, the (SD) architecture have a 25% lower packet transfer energy cost compared to conventional CDMA network (SS), this is mainly due to the fact that dynamic CDMA scheme use a shorter spreading code, which means it incurs less data transections to transfer the same number of bits. Second, a comparison between packet energy cost of (SD) and (PD) schemes reveals that parallelizing the coding/decoding circuits has a relatively small impact on packet energy costs (around 10%), this is because increasing the parallelism of the CDMA architecture does not change the number of coding/decoding operarions which have to be done per each packet transfer. The small increase in energy cost in this case is attributed to the additional buffering requirements of parallel dynamic scheme (PD).
Finally, it is noted that all CDMA architectures (SS,SD and PD) incur higher packet transfer energy cost than Mesh network (NoC) and shared bus(BUS), this is attributed to the inherent requirement of a CDMA transmission which requires each data item to be spread (i.e. transformed into multiple bits ) before it can be transmitted, therefore, more data transections, hence more energy dissipation. For application with high speed requirement, this rise in energy costs can be justified by the large performance improvement that can be achieved as evident from figures 14 & 15. Mesh-Based Network on Chips (NOC) 23168 n/a n/a 3037 365464
Spilt Transection (BUS) n/a 7420 n/a 2305 39690 Mesh Network on Chip(NoC) 11.4 n/a n/a 3.2 23.4
Spilt Transection (BUS) 1.1 n/a 1.5 3.9
VIII. CONCLUSIONS
The proliferation of high speed multicore systems has led to growing demands for innovative communication architectures that can satisfy the performance requirements of such systems. The use of code-division multiple-access (CDMA) networks allows the transmission of multiple data stream on the same physical interconnects, this is a promising solution for connecting high speed systems. The potential of this technique has already been demonstrated for system with small number of nodes (e.g. dual core processor systems, 6 nodes system-on-chip). To reap the benefits of CDMA technique in systems with large number of nodes (such as many core systems and/or systems-on-chips); efficient digital implementation must be found that reduces area, power and latency costs.
This work has developed a novel design for on chip CDMA networks, which allows the sharing of coding resources among network's users through the use of dynamic assignment of spreading codes, the proposed approach also reduces transmission latency by enhancing coding/decoding parallelism. Several versions of a 14 node network have been implemented using ST 65nm
technology. The analysis results have indicated a reduction in the data packet transmission latency and network throughput can be achieved compared to conventional CDMA and packet switched architectures. Overheads estimation has illustrated that the use of dynamic codes assignment can lead to large reduction in area cost and power consumption 22% and 25% respectively compared to conventional CDMA networks at the price of increased delay variations. In Comparison with a packet-switched NoC, the proposed parallel dynamic CDMA scheme has similar area and energy costs, but better throughput and performance predictability. Overall, the proposed scheme will make it feasible to develop high throughput low latency CDMA-based networks for many-core systems.
